• mirc/msl injection
  The timer will register that its associated command to be executed when the delay has passed is "ec Like most people, this user has an on connect event to register his user and a simple !calc script.
  26 KB (4,222 words) - 08:43, 21 January 2023
• mips/prid register
  {{mips title|PRId register}} ...each instruction set or CPU control register change. The PRId is the 15th register in {{mips|Coprocessor 0}}.
  5 KB (802 words) - 03:15, 20 March 2022
• c/embedded
  ...e separate clauses: fixed-point arithmetic, named address spaces and named-register storage classes, and basic I/O hardware addressing. Because this is a techn == Named-Register Storage Classes ==
  3 KB (398 words) - 07:52, 4 January 2015
• MediaWiki:Gadget-HotCat.js
  register : function (callback) { HotCat.runWhenReady = function (callback) {setupCompleted.register(callback);};
  121 KB (14,893 words) - 03:05, 11 September 2016
• read-only register
  {{title|Read-Only (RO) Register}} A '''read-only register''' is a special type of [[microprocessor register|register]] that can only be read by the programmer. Read-only registers are typicall
  676 bytes (92 words) - 20:32, 31 July 2017
• User talk:David
  ...If you want to create an account, I can temporarily open it up so you can register. --[[User:David|David]] ([[User talk:David|talk]]) 11:50, 15 March 2023 (ED
  16 KB (2,551 words) - 20:15, 19 March 2024
• intel/microarchitectures/sandy bridge (client)
  ...esign techniques to minimize the minimum voltage of the L3 cache and the [[register file]] to allow it to operate at a lower level than the core logic. [[File:sandy bridge register file shared strength and post silicon tuning.png|left|300px]]
  84 KB (13,075 words) - 00:54, 29 December 2020
• intel/microarchitectures/skylake (client)
  **** Larger Integer Register File (180 entries, up from 168) * vPCMPGTx on the same register is recognized as a zeroing idiom (4 ops/cycle, no execution unit) like vpXO
  79 KB (11,922 words) - 06:46, 11 November 2022
• amd/am386
  ...as not requiring a separate static RAM chip to store machine state (e.g. [[register file]]) when in maximum saving during sleep mode. In addition to sleep mode
  8 KB (1,077 words) - 14:50, 2 April 2020
• arm/26-bit architectures
  ...64 MiB of memory. The other bits were used for the {{arm|Processor Status Register}}. With the introduction of the {{arm|ARMv3}}, the ISA moved to a full 32-b * R15[31:26], R15[1:0] = ''Program Status Register'' (PSR)
  3 KB (535 words) - 09:13, 18 February 2021
• intel/microarchitectures/skylake (server)
  ...r files]] that output operand data is store. In Skylake, the [[integer]] [[register file]] was also slightly increased from 160 entries to 180. ...e memory write (on port 4) each cycle. Each memory operation can be of any register size up to 512 bits. Skylake memory subsystem has been improved. The store
  52 KB (7,651 words) - 00:59, 6 July 2022
• pezy/pezy-scx
  ...s multithreading]]. A processing element supports 8-way SMT with dedicated register files for each thread. Threads are are interleaved each cycle with switchin
  6 KB (838 words) - 09:33, 9 May 2019
• risc-v/registers
  ...t it does suggest that the standard software calling convention should use register <code>x1</code> to store the return address on a call. ! 5-bit Encoding (rx) !! 3-bit Compressed Encoding (rx') !! Register !! [[application binary interface|ABI]] Name !! Description !! Saved by Cal
  3 KB (424 words) - 09:03, 1 March 2022
• zero register
  {{title|Zero Register}} A '''zero register''' refers to a [[special-purpose register]] that is hardwired to the integer constant <code>0</code>.
  544 bytes (78 words) - 03:04, 12 December 2017
• samsung/microarchitectures/m1
  ...ction queue]]. There are three [[instruction decode|decode]] stages, two [[register renaming|renaming stages]], and a single [[instruction dispatch|dispatch]] ...ipes for the execution stage goes through a scheduling cycle followed by a register read cycle. Instruction execution may take a cycle or more depending on the
  13 KB (1,962 words) - 14:48, 21 February 2019
• samsung/microarchitectures/m3
  *** Larger Integer physical register file *** Larger FP physical register
  20 KB (3,149 words) - 10:44, 15 February 2020
• intel/configurable spatial accelerator
  ...and output buffers and status of the PE. The result is saved to the output register which is sent to a downstream PE. The use of very simple registers instead ...at a later time. This is done by funneling ever target state to an egress register to be scanned out through the local network. The CSA permits a light-overhe
  14 KB (2,130 words) - 20:19, 2 October 2018
• Talk:nec/microarchitectures/sx-aurora
  ...frankly it does not make a lot of sense to me. That would make the vector register a whopping 256×256×8bytes = 8MBytes. More importantly, it would take 192 register renames to use each register at least once. It would need an extraordinarily large reorder buffer to mak
  2 KB (295 words) - 23:08, 13 May 2020
• intel/microarchitectures/sunny cove
  ** 1.55x larger integer register file (280-entry, up from 180) ** 1.33x larger vector register file (224-entry, up from 168)
  34 KB (5,187 words) - 06:27, 17 February 2023
• User talk:212.115.245.215
  How to register on this wiki? I want to upload images (logos and photos of microprocessors)
  689 bytes (83 words) - 16:16, 9 November 2019

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)