Page title matches

Page text matches

• Data types - C
  #REDIRECT [[c/data types]]
  26 bytes (4 words) - 07:15, 4 January 2015
• hitachi/hmcs40
  ...hi]] and introduced in the late 1970s and continued well into the 90s. Two types of each component were manufactured, one using [[pMOS]] for low cost and an ...ional 128 Words (10-bit ea) of pattern ROM. 32 to 160 digits (4-bit ea) of data [[RAM]]. Chips also contained Event/Timer-Counter and 22-44 I/O lines. Outp
  4 KB (400 words) - 19:05, 24 May 2016
• output device
  ...[[peripheral]] that converts machine-readable information (e.g. processed data) into human-readable form. Broadly speaking, an output device does the oppo == Types ==
  439 bytes (48 words) - 07:46, 10 November 2015
• input device
  ...for processing. This in contrast with [[output device]]s, where processed data leaves a system. == Types ==
  662 bytes (70 words) - 07:46, 10 November 2015
• general instrument/sba/isa
  | data size = 1 bit The SBA family had 8-bit instructions of two types: with immediate and without [[immediate value]].
  3 KB (449 words) - 21:57, 26 June 2017
• intel/microarchitectures/bonnell
  ** L1 Data Cache *** Tag + data = 4.5 KiB + 17.5 KiB
  38 KB (5,468 words) - 20:29, 23 May 2019
• intel/microarchitectures/haswell (client)
  ...sists of dedicated level one TLB for instruction cache and another one for data cache. Additionally there is a unified second level TLB. '''{{x86|AVX2}}''' - Integer data types were extended to 256-bit SIMD.
  27 KB (3,750 words) - 06:57, 18 November 2023
• intel/microarchitectures/sandy bridge (client)
  ...sists of dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally there is a unified L2 TLB (STLB). ...icant performance boost while saving power and bandwidth. Partitioning the data also helps simplify coherency as well as reducing localized contentions and
  84 KB (13,075 words) - 00:54, 29 December 2020
• intel/microarchitectures/skylake (client)
  ...sists of dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally there is a unified L2 TLB (STLB). ...ons come from the load buffer. Skylake features a dedicated 32 KiB level 1 data cache and a dedicated 32 KiB level 1 instruction cache. It also features a
  79 KB (11,922 words) - 06:46, 11 November 2022
• program
  ...ly bundled along with [[documentation]] and any [[dependency|dependent]] [[data]] and [[libraries]]. This bundle is collectively referred to as [[software] === Types of programs ===
  3 KB (409 words) - 19:03, 4 January 2019
• uc davis/kilocore
  ...pendent MIMD instructions per second. None of the 72 supported instruction types are algorithm-specific. ...ate of 28.5 Gbps. Maximum throughput is 45.5 Gbps per router. Both network types contribute to an array bisection bandwidth of '''4.2 Tbps'''.
  8 KB (1,031 words) - 14:09, 10 May 2019
• mathstar/builder
  Inter-Object communication was done primarily by passing data to the nearest neighbor through a unidirectional synchronous interconnect. There are five different types of components: [[Arithmetic Logic Unit]] (ALU), [[Content Addressable Memor
  5 KB (596 words) - 21:23, 19 November 2017
• intrinsity/fastmath
  ...matrix, vector, and scalar data types with dedicated local register file. Data arrays are directly fetched from L2 cache. This table is generated automatically from the data in the actual articles.
  4 KB (464 words) - 17:41, 3 July 2016
• intrinsity/fastmath/fastmath-1.5
  * Fixed-point matrix, vector, and scalar data types
  3 KB (317 words) - 16:30, 13 December 2017
• intrinsity/fastmath/fastmath-2
  * Fixed-point matrix, vector, and scalar data types
  3 KB (318 words) - 16:30, 13 December 2017
• intrinsity/fastmath/fastmath-lp
  * Fixed-point matrix, vector, and scalar data types
  3 KB (334 words) - 16:31, 13 December 2017
• intrinsity/fastmath/fastmath-3
  * Fixed-point matrix, vector, and scalar data types
  3 KB (306 words) - 16:31, 13 December 2017
• amd/k6-2
  Three different types of K6-2 models were sold: Desktop PCs, Mobile, and Embedded systems. This table is generated automatically from the data in the actual articles.
  13 KB (1,969 words) - 18:07, 2 October 2019
• amd/k6-iii
  Three different types of K6-III models were sold: Desktop PCs, Mobile, and Embedded systems. This table is generated automatically from the data in the actual articles.
  9 KB (1,264 words) - 02:29, 19 January 2017
• amd/microarchitectures/zen 2
  ...error causes a machine check exception, the core recovers by reloading the data from memory. The caches are ECC protected to correct single (and double?) b ...imilarly predicts dependencies between stores and loads accessing the same data in memory, e.g. local variables. Both functions use memory renaming to faci
  57 KB (8,701 words) - 22:11, 9 October 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)