Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "2006"
| Line 2: | Line 2: | ||
* January 5: Rapport introduces the {{rapport|KC256}}, a 256-core microprocessor. This is the first member of the {{rapport|Kilocore}} family, a massively parallel chip architecture. | * January 5: Rapport introduces the {{rapport|KC256}}, a 256-core microprocessor. This is the first member of the {{rapport|Kilocore}} family, a massively parallel chip architecture. | ||
| + | |||
| + | * August 31: [[NXP]] is officially launched during the [[Internationale Funkausstellung Berlin]] | ||
* October 9: Cavium announces a new family of multi-core communication processors, the {{cavium|OCTEON Plus}}. | * October 9: Cavium announces a new family of multi-core communication processors, the {{cavium|OCTEON Plus}}. | ||
* November 29: MathStar introduced their 2nd generation [[FPOA]], the {{mathstar|Arrix}} family. | * November 29: MathStar introduced their 2nd generation [[FPOA]], the {{mathstar|Arrix}} family. | ||
Revision as of 01:16, 21 January 2017
In 2006:
- January 5: Rapport introduces the KC256, a 256-core microprocessor. This is the first member of the Kilocore family, a massively parallel chip architecture.
- August 31: NXP is officially launched during the Internationale Funkausstellung Berlin
- October 9: Cavium announces a new family of multi-core communication processors, the OCTEON Plus.
