Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Machine Learning Processor (MLP) - Microarchitectures - ARM
| Edit Values | |
| MLP µarch | |
| General Info | |
| Arch Type | NPU |
| Designer | Arm Holdings |
| Manufacturer | TSMC, Samsung, UMC |
| Introduction | 2019 |
| Process | 16 nm, 7 nm |
| PE Configs | 4, 8, 12, 16 |
Machine Learning Processor (MLP) is a first-generation neural processor microarchitecture designed by Arm for embedded and mobile SoCs.
Retrieved from "https://en.wikichip.org/w/index.php?title=arm_holdings/microarchitectures/mlp&oldid=95792"
| codename | MLP + |
| designer | Arm Holdings + |
| first launched | 2019 + |
| full page name | arm holdings/microarchitectures/mlp + |
| instance of | microarchitecture + |
| manufacturer | TSMC +, Samsung + and UMC + |
| name | MLP + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |
| processing element count | 4 +, 8 +, 12 + and 16 + |