A chip multiprocessor (CMP) or multi-core architecture is a logic design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple dies in a single package.

History

This section is empty; you can help add the missing info by editing this page.

Overview

This section is empty; you can help add the missing info by editing this page.

Heterogeneous multi-core architectures

This section is empty; you can help add the missing info by editing this page.

Single and Multi-ISA designs

This section is empty; you can help add the missing info by editing this page.

Multi-core chips

• 2 (dual-core)
• 3 (tri-Core)
• 4 (quad-core)
• 5 (penta-core)
• 6 (hexa-core)
• 7 (hepta-core)
• 8 (octa-core)
• 9 (nona-core)
• 10 (deca-core)
• 11 (undeca-core)
• 12 (dodeca-core)
• 13 (trideca-core)
• 14 (tetradeca-core)
• 15 (pentadeca-core)
• 16 (hexadeca-core)
• 17 (heptadeca-core)
• 18 (octadeca-core)
• 19 (nonadeca-core)
• 20 (icosa-core)
• 21 (henicosa-core)
• 22 (docosa-core)
• 23 (tricosa-core)
• 24 (tetracosa-core)
• 25 (pentacosa-core)
• 26 (hexacosa-core)
• 27 (heptacosa-core)
• 28 (octacosa-core)
• 29 (nonacosa-core)
• 30 (triaconta-core)
• 32 (dotriaconta-core)
• 40 (tetraconta-core)
• 46 (hexatetraconta-core)
• 48 (octatetraconta-core)
• 64 (tetrahexaconta-core)
• 1000 (kilo-core)
• 128 (octacosahecta-core)

See also

• single-core
• big core
• small core
• chiplet

This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.