Edit Values
Mars II µarch
General Info
Arch Type	CPU
Designer	Phytium
Manufacturer	TSMC
Introduction	2019
Process	16 nm
Core Configs	64
Pipeline
Type	Superscalar, Pipelined
OoOE	Yes
Speculative	Yes
Reg Renaming	Yes
Instructions
ISA	ARMv8
Succession
Mars I

Mars II is the successor to Mars I, an ARM server SoC microarchitecture designed by Phytium Technology for the Chinese server market.

Process technology

Mars II is largely a shrink of Mars I, from 28 nm process to a 16 nm FinFET process.

Architecture

Key changes from Mars I

• 16 nm process (from 28 nm)
• 15% higher frequency (2.3 GHz, up from 2 GHz)
• -25% lower power (96 W TDP, down from 120 W)
• Core
  • FTC-662 (from FTC-661/0)
• System memory
  • DDR4 (from DDR3)
  • Higher data rates (2666 MT/s, up from 1600 MT/s)

This list is incomplete; you can help by expanding it.

Overview

This section is empty; you can help add the missing info by editing this page.

Die

• 16 nm process (16FF+) GL
• 1 Poly, 11 Metal layers, RDL
• 6,000,000,000 transistors
• 370 mm² die size