Edit Values
APM883408-X1
General Info
Designer	AppliedMicro
Manufacturer	TSMC
Model Number	APM883408-X1
Market	Server
Introduction	October 28, 2011 (announced) 2012 (launched)
General Specs
Family	X-Gene
Series	X-Gene 1
Turbo Frequency	2,400 MHz
Microarchitecture
ISA	ARMv8 (ARM)
Microarchitecture	Storm
Core Name	Potenza
Process	40 nm
Technology	CMOS
Word Size	64 bit
Cores	8
Threads	8
Max Memory	256 GiB
Electrical
Vcore	0.9 V
VI/O	1.8 V, 2.5 V
Tjunction	0 °C – 90 °C

APM883408-X1 is a 64-bit octa-core ARM server microprocessor designed by AppliedMicro and introduced in 2012. Fabricated on TSMC 40 nm process based on the Storm microarchitecture, this processor has eight custom ARMv8 cores operating at up to 2.4 GHz and supporting up to 256 GiB of quad-channel DDR3-1866 memory.

Cache

Main article: Storm § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 512 KiB 524,288 B 0.5 MiB L1I$ 256 KiB 262,144 B 0.25 MiB 8x32 KiB 8-way set associative   L1D$ 256 KiB 262,144 B 0.25 MiB 8x32 KiB 8-way set associative Write-through with write-combine L2$ 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB     4x256 KiB     L3$ 8 MiB 8,192 KiB 8,388,608 B 0.00781 GiB     1x8 MiB

Memory controller

[Edit/Modify Memory Info]

	Integrated Memory Controller
	Max Type DDR4-1866 Supports ECC Yes Max Mem 256 GiB Controllers 1 Channels 4 Max Bandwidth 55.63 GiB/s 56,965.12 MiB/s 59.732 GB/s 59,732.258 MB/s 0.0543 TiB/s 0.0597 TB/s Bandwidth Single 13.91 GiB/s Double 27.82 GiB/s Quad 55.63 GiB/s

Expansions

[Edit/Modify Expansions Info]

	Expansion Options
PCIe Revision: 3.0 Max Lanes: 17 Configuration: 1x16+x1, 2x8+x1 USB Revision: 2.0 Max Ports: 2 SATA Revision: 3.0 Max Ports: 6

• 2x I2C
• 4x UARTs
• GPIOs
• 2x SPI
• 2x SDIO 3.0
• JTAG / Trace

Network

[Edit/Modify Network Info]

	Networking
	MII RGMII Yes (Ports: 4) SGMII Yes (Ports: 1)

• Note: some ports are muxed