This is the discussion page for the nvidia/tegra/xavier page.

Please use this page to discuss possible errors, inconsistencies, omissions, changes, and further clarifications regarding the content of nvidia/tegra/xavier. If you are looking for a particular model that's missing, please add its name to this page.

Additional Die slide

There is another die scheme with partial annotations of PVA / CSI / DLA / ISP https://twitter.com/wikichip/status/950812856232144902 — Preceding unsigned comment added by A5b (talk • contribs) 01:00, Mar 22 2018 (UTC)

The CSI channels are labeled, the rest isn't because it was not exactly clear where those components are on the die. You can try to label them if you see the fully region. --Inject (talk) 21:08, 21 March 2018 (EDT)