From WikiChip
QorIQ P2010 - Freescale
Edit Values | |||||||
P2010 | |||||||
General Info | |||||||
Designer | Freescale | ||||||
Manufacturer | IBM | ||||||
Model Number | P2010 | ||||||
Market | Networking, Embedded | ||||||
Introduction | June 16, 2008 (announced) 2009 (launched) | ||||||
General Specs | |||||||
Family | QorIQ | ||||||
Series | P2 | ||||||
Frequency | 1,200 MHz | ||||||
Microarchitecture | |||||||
ISA | Power ISA v2.03 (Power) | ||||||
Microarchitecture | e500 | ||||||
Core Name | e500 | ||||||
Process | 45 nm | ||||||
Technology | CMOS | ||||||
Word Size | 32 bit | ||||||
Cores | 1 | ||||||
Threads | 1 | ||||||
Electrical | |||||||
Power dissipation | 8 W | ||||||
Tjunction | 0 °C – 125 °C | ||||||
Packaging | |||||||
|
QorIQ P2010 is a 32-bit embedded POWER microprocessor introduced by Freescale in 2008. This networking/embedded processor, which is based on the e500 microarchitecture and is fabricated on a 45 nm SOI process, operates at 1.2 GHz and supports 64-bit DDR3-800 memory.
Cache
- Main article: e500 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
- 3x 10/100/1000 Eithernet with SGMII
- 3x PCIe 1.0a controllers with 2 SerDes
- 1x USB 2.0
- SD/MMC
- SPI
- 2x I2C
- UART
- SEC 3.1 Security Acceleration
Block Diagram
Documents
Facts about "QorIQ P2010 - Freescale"
has ecc memory support | true + |
l1$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
max memory bandwidth | 5.96 GiB/s (6,103.04 MiB/s, 6.4 GB/s, 6,399.501 MB/s, 0.00582 TiB/s, 0.0064 TB/s) + |
max memory channels | 1 + |
supported memory type | DDR3-800 + |