From WikiChip
K6-2/475AHX - AMD
Edit Values | |
K6-2/475AHX | |
General Info | |
Designer | AMD |
Manufacturer | AMD |
Model Number | K6-2/475AHX |
Part Number | AMD-K6-2/475AHX |
Market | Desktop |
Introduction | April 15, 1999 (announced) April 15, 1999 (launched) |
Shop | Amazon |
General Specs | |
Family | K6-2 |
Series | K6-2 Desktop |
Frequency | 475 MHz |
Bus type | FSB |
Bus speed | 95 MHz |
Bus rate | 95 MT/s |
Clock multiplier | 5 |
CPUID | 58C |
Microarchitecture | |
Microarchitecture | K6-2 |
Platform | Super 7 |
Core Name | Chomper Extended |
Core Family | 5 |
Core Model | 8 |
Core Stepping | 12 |
Process | 0.25 µm |
Transistors | 9,300,000 |
Technology | CMOS |
Die | 81 mm² |
Word Size | 32 bit |
Cores | 1 |
Threads | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 29.6 W |
Vcore | 2.4 V ± 0.1 V |
VI/O | 3.3675 V ± 7% |
Tcase | 0 °C – 65 °C |
Tstorage | -65 °C – 150 °C |
K6-2/475AHX was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 475 MHz with a FSB of 95 MHz consumed 29.6 W.
Contents
Cache
- Main article: K6-2 § Cache
L2$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.
Cache Info [Edit Values] | ||
L1I$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
L1D$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||
|
- Auto-power down state
- Stop clock state
Documents
DataSheet
- AMD-K6-2 Processor Data Sheet; Publication #21850 Revision J/0, February 2000
Facts about "K6-2/475AHX - AMD"
l1d$ description | 2-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |