-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Non-Standard Extensions - RISC-V
< risc-v
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
RISC-V
Instruction Set Architecture
Instruction Set Architecture
General
Base Variants(base)
Standard Extensions(all)
Topics
- Foundation
- Non-Standard Extensions
- Addressing Modes
- Registers
- Assembly
- Interrupts
- Microarchitectures
Because RISC-V is designed to provide the foundation for more specialized hardware, RISC-V offers the ability to extend the architecture with non-standard extensions which refers to additional instructions offered by third parties that are not part of RISC-V officially recognized standard extensions.
Overview[edit]
In addition to the RISC-V standard extensions, the ISA allows for custom third party ISA. The intention of custom extensions is to allow designers to implement additional highly specialized instructions.
- Xabc - Non-standard User-level extension "abc"
- SXabc - Non-standard Supervisorlevel extension "abc"
For example RV32IXabc
.
Non-standard extensions[edit]
This list is incomplete; you can help by expanding it.