Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Knights Hill - Microarchitectures - Intel
< intel | microarchitectures
| Edit Values | |
| Knights Hill µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Process | 10 nm |
| Succession | |
Knights Hill was Intel's planned successor to Knights Landing, a 10 nm many-core microarchitecture for research and supercomputers.
Contents
History
Brands
Knights Hill was branded as 3rd generation Xeon Phi
Process Technology
Knights Hill was intended to be fabricated on Intel's 10 nm process.
Architecture
Intel released very few architectural details regarding Knights Hill.
Key changes from Knights Landing
- 10 nm (from 14 nm)
- 2nd Generation Omni-Path Architecture
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/knights_hill&oldid=67174"
Facts about "Knights Hill - Microarchitectures - Intel"
| codename | Knights Hill + |
| designer | Intel + |
| full page name | intel/microarchitectures/knights hill + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Knights Hill + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |