From WikiChip
Falkor - Microarchitectures - Qualcomm
< qualcomm
Revision as of 17:04, 13 October 2017 by David (talk | contribs) (Overview)

Edit Values
Falkor µarch
General Info
Arch TypeCPU
DesignerQualcomm
ManufacturerTSMC
Introduction2017
Process10 nm
Core Configs42
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Stages10-15
Decode4-way
Instructions
ISAARMv8
Cache
L1I Cache64 KiB/core
8-way set associative
L1D Cache32 KiB/core
8-way set associative

Falkor is an ARM microarchitecture designed by Qualcomm for the server market. Falkor-based microprocessors are manufactured on a 10 nm process and sold under the Centriq brand.

Process Technology

Further information: 10 nm lithography process

Falkor-based chips are manufactured on TSMC's 10 nm process.

Architecture

Falkor is a new architecture designed by Qualcomm from the ground up for the server market. While some of the core architecture ressmbles Qualcomm's mobile cores, the overall system architecture is considerably different to anything Qualcomm has previously designed.

Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Block Diagram

System Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Individual Core

New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy

New text document.svg This section is empty; you can help add the missing info by editing this page.

Overview

The chip has been designed by Qualcomm specifically for the data center. Specifically this architecture is an attempt to address high concurrency, high thread density while maintaining isolation and quality of service between the processes. The overall chip consists of 24 core duplexes incorporating 48 cores on a ring interconnect along with 6 channels of DDR4 and L3 cache distributed across the ring. The chip also integrates 32 PCIe 3.0 lanes, 8 SATA gen 3.0 lanes, and a mixture of various other I/O peripherals.

System Architecture

New text document.svg This section is empty; you can help add the missing info by editing this page.

Core

New text document.svg This section is empty; you can help add the missing info by editing this page.

References

  • Thomas Speier & Barry Wolford, "Qualcomm Centriq 2400 Processor." Hot Chips 29 Symposium (HCS), 2017 IEEE. IEEE, 2017.
  • ​Barry Wolford, "Architecting a multi-core server SoC for the cloud", 2017 Linley Processor Conference

Documents

New text document.svg This section is empty; you can help add the missing info by editing this page.