From WikiChip
Tigerlake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 16:44, 14 July 2017 by 60.49.33.29 (talk) (https://www.fool.com/investing/2017/07/14/key-detail-of-intel-corporation-tiger-lake-process.aspx "Per a LinkedIn profile of a current Intel employee, the company's Tiger Lake family of processors will include the company's Gen. 12 graphics architecture.")

Edit Values
Tigerlake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2019
Process10 nm
Succession

Tigerlake (TGL) is a planned microarchitecture by Intel as a successor to Icelake. Tigerlake is expected to be fabricated using a 10 nm process. Tigerlake is the "Optimization" microarchitecture as part of Intel's PAO model.

Process Technology

Main article: Cannonlake § Process Technology

Tigerlake is set to use the same 10 nm process that was designed for Cannonlake.

Architecture

Not much is known about Tigerlake's architecture.

Key changes from Icelake

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.


See also

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/tiger_lake&oldid=54782"
Facts about "Tiger Lake - Microarchitectures - Intel"
RDF feed
codenameTigerlake +
designerIntel +
first launched2019 +
full page nameintel/microarchitectures/tiger lake +
instance ofmicroarchitecture +
manufacturerIntel +
microarchitecture typeCPU +
nameTigerlake +
process10 nm (0.01 μm, 1.0e-5 mm) +