-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
File:skylake soc clock domain block diagram.svg
Revision as of 16:33, 16 April 2017 by At32Hz (talk | contribs) (Intel {{intel|Skylake|l=arch}} SOC clock domain block diagram)
Size of this PNG preview of this SVG file: 800 × 313 pixels. Other resolution: 320 × 125 pixels.
Original file (SVG file, nominally 4,244 × 1,662 pixels, file size: 96 KB)
Summary
Intel Skylake SOC clock domain block diagram
Licensing
Permission is given by the author to use the artwork on WikiChip only and for WikiChip publication only. Any use by anyone except WikiChip constitutes copyright infringement. |
File history
Click on a date/time to view the file as it appeared at that time.
Date/Time | Thumbnail | Dimensions | User | Comment | |
---|---|---|---|---|---|
current | 20:40, 21 April 2017 | 4,244 × 1,662 (96 KB) | David (talk | contribs) | corrected a typo | |
16:33, 16 April 2017 | 4,244 × 1,662 (95 KB) | At32Hz (talk | contribs) | Intel {{intel|Skylake|l=arch}} SOC clock domain block diagram |
- You cannot overwrite this file.
File usage
The following page links to this file:
Metadata
This file contains additional information, probably added from the digital camera or scanner used to create or digitize it.
If the file has been modified from its original state, some details may not fully reflect the modified file.
Width | 4243.6318 |
---|---|
Height | 1662.1498 |