From WikiChip
Tolapai - Cores - Intel
< intel
Revision as of 22:59, 2 April 2017 by David (talk | contribs) (Created page with "{{intel title|Tolapai|core}} {{core | name = Tolapai | image = | caption = | image size = | image 2 = | caption 2...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
Tolapai
no photo (ic).svg
General Info
DesignerIntel
ManufacturerIntel
IntroductionAugust 30, 2007 (announced)
Microarchitecture
ISAx86-32
MicroarchitecturePentium M
Word Size
4 octets
8 nibbles
32 bit
Process90 nm
0.09 μm
9.0e-5 mm
TechnologyCMOS
Clock600 MHz - 1,200 MHz

Tolapai is the codename for Intel's embedded system on a chips based on the Pentium M microarchitecture.

Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Common Features

New text document.svg This section is empty; you can help add the missing info by editing this page.

Members

New text document.svg This section is empty; you can help add the missing info by editing this page.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cores/tolapai&oldid=40646"
Facts about "Tolapai - Cores - Intel"
RDF feed
designerIntel +
first announcedAugust 30, 2007 +
instance ofcore +
isax86-32 +
manufacturerIntel +
microarchitecturePentium M +
nameTolapai +
process90 nm (0.09 μm, 9.0e-5 mm) +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +