From WikiChip
Xeon E5 - Intel
< intel
Revision as of 12:01, 2 November 2016 by David (talk | contribs) (Created page with "{{intel title|Xeon E5}} {{ic family | extended family = | title = Intel Xeon E5 | image = | caption = | no image = Yes | develo...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Intel Xeon E5
Developer Intel
Manufacturer Intel
Type Microprocessors
Introduction April 5, 2011 (announced)
April 5, 2011 (launch)
Architecture Multi-socket server microprocessors
ISA x86-64
µarch Westmere, Ivy Bridge, Haswell, Broadwell
Word size 64 bit
8 octets
16 nibbles
Process 32 nm
0.032 μm
3.2e-5 mm
, 22 nm
0.022 μm
2.2e-5 mm
, 14 nm
0.014 μm
1.4e-5 mm
Technology CMOS
Clock 1700 MHz-3400 MHZ
Package FCLGA-2011-v3
Socket LGA-2011-v3

Xeon E5 is a family of mid-range enterprise-level x86 microprocessors. These server processors offer the high performance, multi-socket configuration support, and an extensive set of features. Various models are also used as high-end workstation microprocessors.

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5&oldid=26339"
Facts about "Xeon E5 - Intel"
RDF feed
designerIntel +
first announcedApril 5, 2011 +
first launchedApril 5, 2011 +
full page nameintel/xeon e5 +
instance ofmicroprocessor family +
instruction set architecturex86-64 +
main designerIntel +
manufacturerIntel +
microarchitectureWestmere +, Ivy Bridge +, Haswell + and Broadwell +
nameIntel Xeon E5 +
packageFCLGA-2011-v3 +
process32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
socketLGA-2011-v3 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +