-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
WikiChip:sandbox
Welcome to this sandbox page. Sandbox pages provide space to experiment with the process of editing.
ssssssssssss | ||||||||
DATA BUS I/O | D0 | 01 | 16 | CM-RAM0 | X | |||
D1 | 02 | 15 | CM-RAM1 | X | ||||
D2 | 03 | 14 | CM-RAM2 | X | ||||
D3 | 04 | 13 | CM-RAM3 | X | ||||
Vss | 05 | 12 | Vdd | X | ||||
CLOCK PHASE 1/2 | Ø1 | 06 | 11 | CM-ROM | X | |||
Ø2 | 07 | 10 | TEST | X | ||||
SYNC | 08 | 09 | RESET | X | ||||
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
Cache Info[Edit Values] | ||||||||||||
L1$ | 128 KiB |
| ||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
L2$ | 128 KiB |
| ||||||||||
L3$ | 128 KiB |
| ||||||||||
L4$ | 128 KiB |
|