Welcome to this sandbox page. Sandbox pages provide space to experiment with the process of editing.

---

test

 

ssssssssssss
DATA BUS I/O		D0	01		16	CM-RAM0		X
		D1	02		15	CM-RAM1	X
		D2	03		14	CM-RAM2	X
		D3	04		13	CM-RAM3	X
		Vss	05		12	Vdd	X
CLOCK PHASE 1/2		Ø1	06		11	CM-ROM	X
		Ø2	07		10	TEST	X
		SYNC	08		09	RESET	X
1	2	3	4	5	6	7	8	9

Cache Info Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes. [Edit Values]
L1$	128 KiB	L1I$ 64 KiB 1x64 KiB 2-way set associative write-back L1D$ 64 KiB 1x64 KiB 2-way set associative write-back
L2$	128 KiB	L2I$ 64 KiB 1x64 KiB 2-way set associative write-back L2D$ 64 KiB 1x64 KiB 2-way set associative write-back
L3$	128 KiB	L3I$ 64 KiB 1x64 KiB 2-way set associative write-back L3D$ 64 KiB 1x64 KiB 2-way set associative write-back
L4$	128 KiB	L4I$ 64 KiB 1x64 KiB 2-way set associative write-back L4D$ 64 KiB 1x64 KiB 2-way set associative write-back
Off-package cache support
Mobo	512 KiB	1x64 KiB 2-way set associative write-back

wireless test

Wireless Communications
Wi-Fi
WiFi	802.11-1997 Yes 802.11a Yes 802.11b Yes 802.11g Yes 802.11n Yes 802.11ac Yes 802.11ad Yes
Cellular
2G	GSM   Yes GPRS   Yes EDGE   Yes cdmaOne IS-95A Yes IS-95B Yes
3G	UMTS WCDMA Yes HSDPA Yes 7.2 Mbps HSUPA Yes 5.76 Mbps CDMA2000 1X Yes 1xEV-DO Yes 1X Advanced Yes
Satellite

mpu

AMD-X5-133ADW
General Info
Designer	AMD
Manufacturer	AMD
Model Number	AMD-X5-133ADW
Part Number	AMD-X5-133ADW, AMD-X5-133ADW, AMD-X5-133ADW
Market	Desktop
Market	Desktop

ecd9c6

comptable

09/01/2015

Microarchitecture template

Microarchitectures
Paradigms
Single-Cycle	Multi-Cycle	Pipelining
Superpipelining	Superscalar	OOoE
Pipeline
Prefetching (instruction prefetch)
Fetching (instruction fetch)
Decoding (instruction decode)
micro-operation	macro-operation	internal operation
µOP cache	µOP fusion
Out-of-Order
OOoE	Speculative	Flushing
Components