From WikiChip
X704-533 - Exponential Technology
Template:mpu X704 533 MHz was a PowerPC-compatible microprocessor operating at 533 MHz announced in January 1997 by Exponential Technology. This was exponential flagship model, however the company folded before the model ever reaching market (See X704 § History).
Cache
- Main article: X704 § Cache
Level 3 can be provided externally with cache size of 512 KB to 2 MB.
Cache Info [Edit Values] | ||
L1I$ | 2 KB "KB" is not declared as a valid unit of measurement for this property. |
1x2 KB direct mapped |
L1D$ | 2 KB "KB" is not declared as a valid unit of measurement for this property. |
1x2 KB direct mapped |
L2$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 8-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Fully PowerPC 60x-compatible architecture
- IEEE 1149.1-compliant JTAG test access port
- IEEE 754-compliant single-precision and double-precision arithmetic
- Support for standard PowerPC 60X bus with 64 bits of data and 32 bits of address
- Support for all PowerPC cache operations
- Support for PowerEndian and BigEndian modes
Documents
Manuals
- X704 Technical Summary, 1996
See also
Facts about "X704-533 - Exponential Technology"
l1d$ description | direct mapped + |
l1i$ description | direct mapped + |
l2$ description | 8-way set associative + |