-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
AND Gate
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
AND Gate | ||||||||||||||||||
ANSI Symbol | ||||||||||||||||||
Functional | ||||||||||||||||||
Truth Table | ||||||||||||||||||
| ||||||||||||||||||
| ||||||||||||||||||
|
The AND gate is a logic gate which implements a logical conjunction. The results of an AND gate is HIGH if all of its inputs are also HIGH; otherwise the result is LOW.
Functionality[edit]
The AND gate generates a HIGH signal if and only if all of the inputs are also HIGH. Otherwise the output is a LOW. An AND gate fan-in count usually ranges between 2 and 8. Large AND gates most are most often made of a number of AND gates.
Retrieved from "https://en.wikichip.org/w/index.php?title=and_gate&oldid=13111"