From WikiChip
Search results

  • | cores = 1 | extension 7 = SSE4.1
    9 KB (1,160 words) - 09:35, 25 September 2019
  • {{intel title|Microarchitectures}} Below is a list of [[Intel]] [[microarchitectures]]:
    3 KB (384 words) - 20:59, 8 February 2022
  • | cores = 1 | extension 7 = SSE4.1
    5 KB (568 words) - 19:40, 30 November 2017
  • |extension 7=SSE4.1 |l2=1-2 MiB
    7 KB (956 words) - 23:05, 23 March 2020
  • '''Pentium''' is a family of [[x86]] [[microprocessor]]s introduced by [[Intel]] in 2009 after replacing the previous {{intel|Pentium Dual-Core}} {{main|intel/microarchitectures/westmere|l1=Westmere Microarchitecture}}
    20 KB (2,661 words) - 00:45, 11 October 2017
  • ...e ultra-cheap PC market. Celeron is the lowest tier [[x86]] family offered by Intel, below {{intel|Pentium (2009)|Pentium}} and has significantly lower p {{main|intel/microarchitectures/p6|l1=P6 Microarchitecture}}
    25 KB (3,201 words) - 03:13, 22 September 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.64 GHz. This SoC incorporates the {{intel|
    4 KB (529 words) - 17:41, 27 March 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.57 GHz. This SoC incorporates the {{intel|
    5 KB (701 words) - 17:40, 27 March 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.4 GHz. This SoC incorporates the {{intel|H
    4 KB (540 words) - 17:40, 27 March 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.04 GHz with turbo mode of up to twice that speed. This SoC incorporates the
    4 KB (544 words) - 17:43, 27 March 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.16 GHz. This SoC incorporates the {{intel|
    4 KB (580 words) - 09:40, 8 July 2022
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.08 GHz. This SoC incorporates the {{intel|
    5 KB (724 words) - 06:10, 2 December 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.04 GHz with turbo mode of up to 2.24 GHz. This SoC incorporates the {{intel
    4 KB (539 words) - 17:39, 27 March 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.24 GHz. This SoC incorporates the {{intel|
    4 KB (535 words) - 17:39, 27 March 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.48 GHz. This SoC incorporates the {{intel|
    5 KB (722 words) - 01:50, 24 November 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.24 GHz. This SoC incorporates the {{intel|
    4 KB (533 words) - 17:41, 27 March 2018
  • |max cpus=1 ...]] based on the {{intel|Airmont}} microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.48 GHz. This SoC incorporates the {{intel|
    4 KB (539 words) - 17:39, 27 March 2018
  • ...|64}} multi-core [[x86]] [[microserver]] single-chip processors introduced by [[Intel]] in March of 2015. Xeon D chips are aimed at filling the gap betwe ...formance, but below {{intel|Xeon E3}} power-wise. Xeon D is largely driven by high concurrency and better memory capabilities.
    13 KB (1,784 words) - 08:04, 6 April 2019
  • |max cpus=1 |package name 1=intel,fcbga_1667
    4 KB (593 words) - 02:17, 1 April 2019
  • |max cpus=1 |package name 1=intel,fcbga_1667
    4 KB (593 words) - 02:18, 1 April 2019

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)