• boolean algebra
  ...ical''' or '''standard''' forms. Before we describe those forms we need to go over a few terms.
  32 KB (5,239 words) - 01:23, 19 May 2016
• karnaugh map
  * Groups may not go diagonally
  12 KB (2,009 words) - 00:21, 6 September 2019
• intel/microarchitectures/bonnell
  ...es]]). Bonnell is capable of achieving 2 GHz core frequency at 1 V and can go down all the way to 600 MHz at 0.75 V though down-dialing the core phase-lo
  38 KB (5,468 words) - 20:29, 23 May 2019
• intel/microarchitectures/sandy bridge (client)
  ...th as the "legacy decode pipeline". On initial iteration, all instructions go through the legacy decode pipeline. Once the entire stream window is decode ...ore than 18 µOPs will not be allocated in the µOP cache and will have to go through the legacy decode pipeline instead. However, such scenarios are fai
  84 KB (13,075 words) - 00:54, 29 December 2020
• intel/microarchitectures/skylake (client)
  ...scheduler ports that can perform those memory operations. Store operations go to the store buffer which is also capable of performing forwarding when nee
  79 KB (11,922 words) - 06:46, 11 November 2022
• intel/microarchitectures/ice lake (client)
  ...our PCIe controllers coming from four root complexes. Two PCIe controllers go to each of the CIOs. Previously, there was just a single PCIe controller go ...s a USB 2.0 on that side. With Ice Lake, the direct Thunderbolt lanes that go to each retimer are easily exposed to both sides of the device, meaning, at
  23 KB (3,613 words) - 12:31, 20 June 2021
• 5 nm lithography process
  ...quired to produce the same pattern without EUV. In other words for TSMC to go from its [[N7]] node to its [[N5]] node would entail going from roughly 87
  11 KB (1,662 words) - 02:58, 2 October 2022
• nvidia
  * {{\|GeForce 2 Go}} * {{\|GeForce 4 Go}}
  3 KB (261 words) - 16:48, 20 March 2024
• intel/s-spec
  ...an uniquely identify the [[model number]] (and all the specifications that go along with it) as well as the [[core stepping]].
  1 KB (216 words) - 01:25, 14 May 2016
• amd/am5x86
  Being backwards compatible, the 5x86 could go in the older [[Socket 1]], [[Socket 2]], and [[Socket 3]]. However Socket 1
  7 KB (1,043 words) - 16:50, 14 June 2020
• amd/am8086
  ...with Intel. The situation changed when [[IBM]] selected the x86 series to go in the {{ibm|PC}}. IBM required all their manufacturers to have a [[second
  5 KB (616 words) - 14:24, 1 May 2019
• ambric/am2000
  ...r Channels''': channels spanning between two CU units. These channels only go to an adjacent control unit (i.e. directly North, South, East, or West). On
  11 KB (1,421 words) - 14:45, 9 December 2018
• amd/k6
  ...did with K5. In 1995 AMD was in bad shape as far as the K5 and K6 designs go; at the same time NexGen had a great product and engineering team but no re
  8 KB (1,156 words) - 23:10, 1 August 2016
• intel/microarchitectures/coffee lake
  ...for the additional cores, Intel needed to increase the number of pins that go to the power rails of the die. Since there is a practical limit as to how m
  30 KB (4,197 words) - 10:23, 30 July 2024
• amd/microarchitectures/zen
  ...flow and forwarding mechanisms) that eliminate the need for operations to go through the high power ALUs and decoders, increasing the overall power effi ..., instructions are fetched from the L1$ at 32B aligned bytes per cycle and go to the instruction byte buffer and through the pick stage to the decode. Ac
  79 KB (12,095 words) - 15:27, 9 June 2023
• intel/microarchitectures/gen9.5
  ...EU threads awaiting the return of a message from the Shared Function unit go into temporary sleep.
  29 KB (3,752 words) - 13:14, 19 April 2023
• intel/microarchitectures/gen9
  ...EU threads awaiting the return of a message from the Shared Function unit go into temporary sleep.
  33 KB (4,255 words) - 17:41, 1 November 2018
• wafer size
  ...price tag of $25 to $40 billion<ref>G450C</ref> with other estimates that go as high as $100B. The monumental cost associated with the transition create
  2 KB (283 words) - 19:42, 28 June 2019
• phytium/microarchitectures/xiaomi
  From dispatch, [[out-of-order]] instructions go into 4 discrete scheduling queues: 2x Integer/SIMD, 1x FP/SIMD, and 1x Load
  7 KB (940 words) - 00:12, 8 March 2021
• intel/microarchitectures/merced
  ** Software can issue "advanced loads", which go into a Advanced Load Address Table that checks for conflicting stores. Soft
  7 KB (978 words) - 21:16, 20 January 2021

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)