Page title matches

Page text matches

• alchemy/au1210-333mgf
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (652 words) - 01:50, 19 March 2022
• alchemy/au1210-400mgd
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (645 words) - 01:51, 19 March 2022
• alchemy/au1210-400mgf
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (652 words) - 01:53, 19 March 2022
• alchemy/au1250-400mgd
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (661 words) - 01:55, 19 March 2022
• alchemy/au1250-400mgf
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (668 words) - 01:57, 19 March 2022
• alchemy/au1250-500mgd
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (661 words) - 01:58, 19 March 2022
• alchemy/au1250-500mgf
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (668 words) - 01:59, 19 March 2022
• alchemy/au1250-600mgd
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (648 words) - 02:00, 19 March 2022
• alchemy/au1250-700mgd
  ...bsp;V DDR2 SDRAM devices, and a static bus controller which supports SRAM, ROM, NAND Flash, NOR Flash, {{abbr|PCMCIA}}/CompactFlash devices, IDE PIO mode,
  5 KB (641 words) - 02:05, 19 March 2022
• alchemy/alchemy
  ...address bus and supports SRAM, ROM, standard Flash memory, page mode Flash/ROM, PCMCIA/CompactFlash devices, and I/O peripherals such as an external LCD c ...as an interface with 32-bit data and 29-bit address bus and supports SRAM, ROM, NAND Flash, NOR Flash, PCMCIA/CompactFlash devices, and I/O peripherals.
  31 KB (4,972 words) - 03:09, 20 March 2022
• amd/packages/socket sp5
  ...I/ESPI}}. These busses are generally used to access firmware ({{abbr|PSP}} ROM and BIOS) i.e. flash memory, and a {{abbr|TPM}}. Socket SP5 also reserves s
  105 KB (21,123 words) - 02:59, 13 March 2023
• amd/packages/socket am5
  ...I/ESPI}}. These busses are generally used to access firmware ({{abbr|PSP}} ROM and BIOS) i.e. flash memory, and a {{abbr|TPM}}. It is worth noting that th |SPI/SPI1_CS(1-2)_L||Chip Select for SPI ROM
  19 KB (3,162 words) - 17:35, 11 May 2023

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)