Semiconductor & Computer Engineering
From WikiChip
Cortex-A510 - Microarchitectures - ARM
| Edit Values | |
| Cortex-A510 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC, Samsung, GlobalFoundries, SMIC |
| Introduction | May 25, 2021 |
| Process | 7 nm, 6 nm, 5 nm |
| Core Configs | 1, 2 |
| Pipeline | |
| Type | In-order |
| OoOE | No |
| Speculative | Yes |
| Reg Renaming | No |
| Decode | 3-way |
| Instructions | |
| ISA | ARMv9.0 |
| Extensions | FPU, NEON, SVE, SVE2, TrustZone |
| Cache | |
| L1I Cache | 32-64 KiB/core 4-way set associative |
| L1D Cache | 32-64 KiB/core 4-way set associative |
| L2 Cache | 0-512 KiB/cluster 4-way set associative |
| Succession | |
Cortex-A510 is an ultra-high efficiency microarchitecture designed by ARM Holdings as a successor to the Cortex-A55. The Cortex-A510, which implements the ARMv9.0 ISA, is typically found in smartphone and other embedded devices. Often A510 cores are combined with higher performance processors (e.g. based on Cortex-A710) in DynamIQ big.LITTLE configuration to achieve better energy/performance.
Note that this microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.
Facts about "Cortex-A510 - Microarchitectures - ARM"
| codename | Cortex-A510 + |
| core count | 1 + and 2 + |
| designer | ARM Holdings + |
| first launched | May 25, 2021 + |
| full page name | arm holdings/microarchitectures/cortex-a510 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv9.0 + |
| manufacturer | TSMC +, Samsung +, GlobalFoundries + and SMIC + |
| microarchitecture type | CPU + |
| name | Cortex-A510 + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) +, 6 nm (0.006 μm, 6.0e-6 mm) + and 5 nm (0.005 μm, 5.0e-6 mm) + |