Semiconductor & Computer Engineering
From WikiChip
Xeon Gold 6246R - Intel
| Edit Values | |
| Xeon Gold 6246R | |
 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | 6246R |
| Market | Server |
| Introduction | February 24, 2020 (announced) February 24, 2020 (launched) |
| Release Price | $3,286.00 (tray) |
| Shop | Amazon |
| General Specs | |
| Family | Xeon Gold |
| Series | 6200 |
| Locked | Yes |
| Frequency | 3,400 MHz |
| Turbo Frequency | 4,100 MHz (1 core) |
| Bus type | DMI 3.0 |
| Bus rate | 4 × 8 GT/s |
| Clock multiplier | 34 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Cascade Lake |
| Platform | Purley |
| Chipset | Lewisburg |
| Core Name | Cascade Lake R |
| Core Family | 6 |
| Core Model | 85 |
| Process | 14 nm |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 16 |
| Threads | 32 |
| Max Memory | 1 TiB |
| Multiprocessing | |
| Max SMP | 2-Way (Multiprocessor) |
| Interconnect | UPI |
| Interconnect Links | 2 |
| Interconnect Rate | 10.4 GT/s |
| Electrical | |
| TDP | 205 W |
| Tcase | 0 °C – 75 °C |
| Packaging | |
| Package | FCLGA-3647 (FCLGA) |
| Dimension | 76.16 mm × 56.6 mm |
| Pitch | 0.8585 mm × 0.9906 mm |
| Contacts | 3647 |
| Socket | Socket P, LGA-3647 |
| Succession | |
Facts about "Xeon Gold 6246R - Intel"
| base frequency | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
| bus links | 4 + |
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
| bus type | DMI 3.0 + |
| chipset | Lewisburg + |
| clock multiplier | 34 + |
| core count | 16 + |
| core family | 6 + |
| core model | 85 + |
| core name | Cascade Lake R + |
| designer | Intel + |
| family | Xeon Gold + |
| first announced | February 24, 2020 + |
| first launched | February 24, 2020 + |
| full page name | intel/xeon gold/6246r + |
| has locked clock multiplier | true + |
| instance of | microprocessor + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 512 KiB (524,288 B, 0.5 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
| l3$ description | 11-way set associative + |
| l3$ size | 35.75 MiB (36,608 KiB, 37,486,592 B, 0.0349 GiB) + |
| ldate | February 24, 2020 + |
| main image | .png) + |
| manufacturer | Intel + |
| market segment | Server + |
| max case temperature | 348.15 K (75 °C, 167 °F, 626.67 °R) + |
| max cpu count | 2 + |
| max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
| microarchitecture | Cascade Lake + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| model number | 6246R + |
| name | Xeon Gold 6246R + |
| package | FCLGA-3647 + |
| platform | Purley + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 3,286.00 (€ 2,957.40, £ 2,661.66, ¥ 339,542.38) + |
| release price (tray) | $ 3,286.00 (€ 2,957.40, £ 2,661.66, ¥ 339,542.38) + |
| series | 6200 + |
| smp interconnect | UPI + |
| smp interconnect links | 2 + |
| smp interconnect rate | 10.4 GT/s + |
| smp max ways | 2 + |
| socket | Socket P + and LGA-3647 + |
| tdp | 205 W (205,000 mW, 0.275 hp, 0.205 kW) + |
| technology | CMOS + |
| thread count | 32 + |
| turbo frequency (1 core) | 4,100 MHz (4.1 GHz, 4,100,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |
.png){kind=link}