Semiconductor & Computer Engineering
From WikiChip
Xeon Gold 5218R - Intel
| Edit Values | |
 | |
| General Info | |
| Microarchitecture |
Facts about "Xeon Gold 5218R - Intel"
| base frequency | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
| bus links | 4 + |
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
| bus type | DMI 3.0 + |
| chipset | Lewisburg + |
| clock multiplier | 21 + |
| core count | 20 + |
| core family | 6 + |
| core model | 85 + |
| core name | Cascade Lake R + |
| designer | Intel + |
| family | Xeon Gold + |
| first announced | February 24, 2020 + |
| first launched | February 24, 2020 + |
| full page name | intel/xeon gold/5218r + |
| has locked clock multiplier | true + |
| instance of | microprocessor + |
| isa | x86-64 + |
| isa family | x86 + |
| ldate | February 24, 2020 + |
| main image | .png) + |
| manufacturer | Intel + |
| market segment | Server + |
| max case temperature | 360.15 K (87 °C, 188.6 °F, 648.27 °R) + |
| max cpu count | 2 + |
| max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
| microarchitecture | Cascade Lake + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| model number | 5218R + |
| name | Xeon Gold 5218R + |
| package | FCLGA-3647 + |
| platform | Purley + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 1,273.00 (€ 1,145.70, £ 1,031.13, ¥ 131,539.09) + and $ 1,280.00 (€ 1,152.00, £ 1,036.80, ¥ 132,262.40) + |
| release price (box) | $ 1,280.00 (€ 1,152.00, £ 1,036.80, ¥ 132,262.40) + |
| release price (tray) | $ 1,273.00 (€ 1,145.70, £ 1,031.13, ¥ 131,539.09) + |
| series | 6200 + |
| smp interconnect | UPI + |
| smp interconnect links | 2 + |
| smp interconnect rate | 10.4 GT/s + |
| smp max ways | 2 + |
| socket | Socket P + and LGA-3647 + |
| tdp | 125 W (125,000 mW, 0.168 hp, 0.125 kW) + |
| technology | CMOS + |
| thread count | 40 + |
| turbo frequency (1 core) | 4,000 MHz (4 GHz, 4,000,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |
.png){kind=link}