From WikiChip
Xeon Platinum 9222 - Intel
< intel‎ | xeon platinum
Revision as of 11:58, 2 April 2019 by David (talk | contribs) (Created page with "{{intel title|Xeon Platinum 9222}} {{chip}}")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
no photo (ic).svg
General Info
Microarchitecture
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_platinum/9222&oldid=87760"
Facts about "Xeon Platinum 9222 - Intel"
RDF feed
base frequency2,300 MHz (2.3 GHz, 2,300,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
clock multiplier23 +
core count32 +
core family6 +
core nameCascade Lake AP +
designerIntel +
die count2 +
familyXeon Platinum +
first announcedApril 2, 2019 +
first launchedApril 2, 2019 +
full page nameintel/xeon platinum/9222 +
has locked clock multipliertrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
ldateApril 2, 2019 +
main imageFile:cascade lake ap (front).png +
manufacturerIntel +
market segmentServer + and HPC +
max cpu count2 +
max memory2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) +
microarchitectureCascade Lake +
model number9222 +
nameXeon Platinum 9222 +
packageFCBGA-5903 +
platformWalker Pass +
process14 nm (0.014 μm, 1.4e-5 mm) +
series9200 +
smp max ways2 +
tdp250 W (250,000 mW, 0.335 hp, 0.25 kW) +
technologyCMOS +
thread count64 +
turbo frequency (1 core)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +