From WikiChip
Sophon BM1880 - Bitmain
< bitmain‎ | sophon
Revision as of 10:55, 25 December 2018 by David (talk | contribs) (BM1880)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
Sophon BM1880
General Info
DesignerBitmain
ManufacturerTSMC
Model NumberBM1880
MarketEdge Compute
IntroductionOctober 17, 2018 (announced)
October 17, 2018 (launched)
General Specs
FamilySophon
Microarchitecture
TechnologyCMOS
Sophon BM1880 is a neural processor designed by Bitmain launched in 2018 for edge applications. This chip is designed primarily for edge inference acceleration and has a peak performance of 2 TOPS
2,000,000,000,000 OPS
2,000,000,000 KOPS
2,000,000 MOPS
2,000 GOPS
0.002 POPS
(INT8) and a typical power consumption of 2.5 W.
Retrieved from "https://en.wikichip.org/w/index.php?title=bitmain/sophon/bm1880&oldid=85145"
Facts about "Sophon BM1880 - Bitmain"
RDF feed
core nameCortex-A53 + and RISC-V +
core voltage0.9 V (9 dV, 90 cV, 900 mV) +
designerBitmain +
familySophon +
first announcedOctober 17, 2018 +
first launchedOctober 17, 2018 +
full page namebitmain/sophon/bm1880 +
instance ofmicroprocessor +
io voltage1.8 V (18 dV, 180 cV, 1,800 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) +
isaRV32I + and ARMv8 +
isa familyRISC-V + and ARM +
ldate3000 +
manufacturerTSMC +
market segmentEdge Compute +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
microarchitectureCortex-A53 + and RISC-V +
model numberBM1880 +
nameSophon BM1880 +
peak integer ops (8-bit)2,000,000,000,000 OPS (2,000,000,000 KOPS, 2,000,000 MOPS, 2,000 GOPS, 2 TOPS, 0.002 POPS, 2.0e-6 EOPS, 2.0e-9 ZOPS) +
tdp (typical)2.5 W (2,500 mW, 0.00335 hp, 0.0025 kW) +
technologyCMOS +