Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Ice Lake SP - Cores - Intel
< intel
| Edit Values | |
| Ice Lake SP | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Ice Lake (server) |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 10 nm 0.01 μm 1.0e-5 mm |
| Technology | CMOS |
| Packaging | |
| Template:packages/intel/fclga-4189 | |
| Succession | |
Ice Lake SP (Ice Lake Scalable Performance) is the code name for Intel's series of server multiprocessors based on the Ice Lake microarchitecture as part of the Whitley platform serving as the successor to Cascade Lake SP.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Facts about "Ice Lake SP - Cores - Intel"
| designer | Intel + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| microarchitecture | Ice Lake (server) + |
| name | Ice Lake SP + |
| package | FCLGA-4189 + |
| platform | Whitley + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
| socket | LGA-4189 + and Socket W + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |