From WikiChip
Celeron J4105
< intel‎ | celeron
Revision as of 11:58, 11 December 2017 by David (talk | contribs) (Created page with "{{title|Celeron J4105}} {{chip}}")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
no photo (ic).svg
General Info
Microarchitecture
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/j4105&oldid=68971"
Facts about "Celeron J4105 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Celeron J4105 - Intel#package +
base frequency1,500 MHz (1.5 GHz, 1,500,000 kHz) +
clock multiplier15 +
core count4 +
core nameGemini Lake +
core steppingB0 +
designerIntel +
familyCeleron +
first announcedDecember 11, 2017 +
first launchedDecember 11, 2017 +
full page nameintel/celeron/j4105 +
has locked clock multipliertrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
ldateDecember 11, 2017 +
main imageFile:gemini lake (front).png +
manufacturerIntel +
market segmentDesktop +
max cpu count1 +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
microarchitectureGoldmont Plus +
model numberJ4105 +
nameCeleron J4105 +
packageFCBGA-1090 +
part numberFH8068003067403 +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 107.00 (€ 96.30, £ 86.67, ¥ 11,056.31) +
s-specSR3S4 +
series4000 +
smp max ways1 +
tdp10 W (10,000 mW, 0.0134 hp, 0.01 kW) +
technologyCMOS +
thread count4 +
turbo frequency (1 core)2,500 MHz (2.5 GHz, 2,500,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +