Edit Values
Goldmont Plus µarch
General Info
Arch Type	CPU
Designer	Intel
Manufacturer	Intel
Introduction	November 7, 2017
Process	14 nm
Core Configs	2, 4
Pipeline
Type	Superscalar
OoOE	Yes
Speculative	Yes
Reg Renaming	Yes
Instructions
ISA	x86-16, x86-32, x86-64
Extensions	MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AES, PCLMUL, RDRND, SHA
Cache
L1I Cache	32 KiB/Core 8-way set associative
L1D Cache	24 KiB/Core 6-way set associative
L2 Cache	2 MiB/2 Cores 16-way set associative
Cores
Core Names	Gemini Lake
Succession
Goldmont

Goldmont Plus (GLM+) is Intel's 14 nm microarchitecture of system on chips for the ultra-low power (ULP) devices serving as a successor to Goldmont. Goldmont Plus-based processors and SoCs are part of the Atom, Pentium, and Celeron families.

Codenames

Platform	Core	Target
Gemini Lake	Gemini Lake	Entry-level PCs, Communications, Storage, Tablets

Architecture

Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Key changes from Goldmont

• 4-way decode (from 3-way)
• VP9 10-bit Profile2 hardware decoding
• Integrated native HDMI 2.0 controller
• Integrated Intel Wireless-AC(Wi-Fi/BT CNVi)
• 4 MiB L2 cache per duplex (Up from 2 MiB)

Block Diagram

This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy

• Cache
  • Hardware prefetchers
  • L1 Cache:
    • 32 KiB 8-way set associative instruction, 64 B line size
    • 24 KiB 6-way set associative data, 64 B line size
    • Per core
  • L2 Cache:
    • 2 MiB 16-way set associative, 64 B line size
    • Per 2 cores
  • L3 Cache:
    • No level 3 cache
  • RAM
    • Maximum of 1 GiB, 2 GiB, 4 GiB, 8 GiB
    • dual 32-bit channels, 1 or 2 ranks per channel

Multithreading

Goldmont Plus, like Goldmont has no support for Intel Hyper-Threading Technology.

Core

This section is empty; you can help add the missing info by editing this page.