From WikiChip
Goldmont Plus - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 02:27, 27 July 2017 by 118.100.107.67 (talk)

Edit Values
Goldmont Plus µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2017
Process14 nm
Core Configs2, 4
Pipeline
TypeSuperscalar
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAx86-16, x86-32, x86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AES, PCLMUL, RDRND, SHA
Cache
L1I Cache32 KiB/Core
8-way set associative
L1D Cache24 KiB/Core
6-way set associative
L2 Cache2 MiB/2 Cores
16-way set associative
Cores
Core NamesGemini Lake
Succession

Goldmont Plus is Intel's 14 nm microarchitecture of system on chips for the ultra-low power (ULP) devices serving as a successor to Goldmont. Goldmont Plus-based processors and SoCs are part of the Atom, Pentium, and Celeron families.

Codenames

Platform Core Target
Gemini Lake Gemini Lake Tablets, Entry-level PCs, Communications, Storage

Architecture

Key changes from Goldmont

  • 4-way decode (from 3-way)[1]
  • Integrated native HDMI 2.0 controller
  • Integrated Intel wireless controller (IEEE 802.11ac)

Block Diagram

New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy

  • Cache
    • Hardware prefetchers
    • L1 Cache:
      • 32 KiB 8-way set associative instruction, 64 B line size
      • 24 KiB 6-way set associative data, 64 B line size
      • Per core
    • L2 Cache:
      • 2 MiB 16-way set associative, 64 B line size
      • Per 2 cores
    • L3 Cache:
      • No level 3 cache
    • RAM
      • Maximum of 1 GiB, 2 GiB, 4 GiB, 8 GiB
      • dual 32-bit channels, 1 or 2 ranks per channel

Multithreading

Goldmont Plus, like Goldmont has no support for Intel Hyper-Threading Technology.

Core

New text document.svg This section is empty; you can help add the missing info by editing this page.
  1. https://patchwork.kernel.org/patch/9836747/
codenameGoldmont Plus +
core count2 + and 4 +
designerIntel +
first launched2017 +
full page nameintel/microarchitectures/goldmont plus +
instance ofmicroarchitecture +
instruction set architecturex86-16 +, x86-32 + and x86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameGoldmont Plus +
process14 nm (0.014 μm, 1.4e-5 mm) +