Template:mpu Xeon Bronze 3104 is a 64-bit hexa-core x86 server microprocessor set to be introduced by Intel in July 2017. This processor operates at 1.7 GHz.

Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 384 KiB 393,216 B 0.375 MiB L1I$ 192 KiB 196,608 B 0.188 MiB 6x32 KiB 8-way set associative   L1D$ 192 KiB 196,608 B 0.188 MiB 6x32 KiB 8-way set associative write-back L2$ 6 MiB 6,144 KiB 6,291,456 B 0.00586 GiB     6x1 MiB 16-way set associative write-back L3$ 8.25 MiB 8,448 KiB 8,650,752 B 0.00806 GiB     6x1.375 MiB 11-way set associative write-back