-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Atom Z560 - Intel
< intel | atom
Template:mpu Z560 is an ultra-low power 32-bit x86 microprocessor introduced by Intel in mid-2010 specifically for Mobile Internet Devices (MID). The Z560, which is based on the Bonnell microarchitecture (Silverthorne core), is manufactured on a 45 nm process. This processor operates at 2.133 GHz with a TDP of 2.5 W. The MPU features a legacy 533 MT/s front-side bus capable of communicating with the Poulsbo chipset in both low-power CMOS mode as well as normal GTL mode (which also works with other chipsets).
Facts about "Atom Z560 - Intel"
| has feature | Hyper-Threading Technology + and Enhanced SpeedStep Technology + |
| has intel enhanced speedstep technology | true + |
| has simultaneous multithreading | true + |
| l1$ size | 56 KiB (57,344 B, 0.0547 MiB) + |
| l1d$ description | 6-way set associative + |
| l1d$ size | 24 KiB (24,576 B, 0.0234 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |