Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
S5 - Samsung
< samsung
| Samsung S5 | |
| Developer | Samsung, ARM Holdings |
| Manufacturer | Samsung |
| Type | System on Chips |
| Architecture | ARM performance processors |
| ISA | ARMv7 |
| Word size | 32 bit 4 octets
8 nibbles |
| Technology | CMOS |
| Succession | |
| ← | |
| S3 | |
S5 (sometimes S5Pxxxx) was a short-lived family of 32-bit performance ARM mobile processors developed by Samsung as a successor to the S3 families. Samsung eventually phased out the S5 family with the introduction of the Exynos family. Most of the later models were subsequently rebranded as Exynos models.
Retrieved from "https://en.wikichip.org/w/index.php?title=samsung/s5&oldid=39154"
Facts about "S5 - Samsung"
| designer | Samsung + and ARM Holdings + |
| full page name | samsung/s5 + |
| instance of | system on a chip family + |
| instruction set architecture | ARMv7 + |
| main designer | Samsung + |
| manufacturer | Samsung + |
| name | Samsung S5 + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |