-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Sandy Bridge - Microarchitectures - Intel
< intel | microarchitectures
| Edit Values | |
| Sandy Bridge µarch | |
| General Info |
Sandy Bridge was the microarchitecture for Intel's 32 nm process for desktops and servers. Sand Bridge was introduced in 2010 to replace Nehalem and become the successor to Westmere.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/sandy_bridge_(client)&oldid=16805"
Facts about "Sandy Bridge (client) - Microarchitectures - Intel"
| codename | Sandy Bridge (client) + |
| core count | 2 + and 4 + |
| designer | Intel + |
| first launched | September 13, 2010 + |
| full page name | intel/microarchitectures/sandy bridge (client) + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Sandy Bridge (client) + |
| phase-out | November 2012 + |
| pipeline stages (max) | 19 + |
| pipeline stages (min) | 14 + |
| process | 32 nm (0.032 μm, 3.2e-5 mm) + |