From WikiChip
Duron 800 (Spitfire) - AMD
Edit Values | |
Duron 800 | |
General Info | |
Designer | AMD |
Manufacturer | AMD |
Model Number | Duron 800 |
Part Number | D800AVS1B |
Market | Desktop |
Introduction | April 2, 2001 (announced) April 2, 2001 (launched) |
Shop | Amazon |
General Specs | |
Family | Duron |
Series | Duron Desktop |
Locked | Yes |
Frequency | 800 MHz |
Bus type | FSB |
Bus speed | 100 MHz |
Bus rate | 200 MT/s |
Clock multiplier | 8 |
CPUID | 630 |
Microarchitecture | |
Microarchitecture | K7 |
Core Name | Spitfire |
Core Family | 6 |
Core Model | 3 |
Core Stepping | 0 |
Process | 180 nm |
Transistors | 25,000,000 |
Technology | CMOS |
Die | 100 mm² |
Word Size | 32 bit |
Cores | 1 |
Threads | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 1.5 V ± 0.1 V |
TDP | 33.2 W |
Tcase | 0 °C – 90 °C |
Tstorage | -40 °C – 100 °C |
Duron 800 based on the Spitfire core was a 32-bit x86 microprocessor developed by AMD and introduced in 2001. This model was part of the first series of the Duron family. Designed based on AMD's K7 (a Thunderbird-derivative) on a 180 nm process, this MPU operated at 800 MHz with a bus capable of 200 MT/s with a TDP of 33.2 W.
Cache
- Main article: K7 § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
L1D$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
L2$ | 64 KiB 0.0625 MiB 65,536 B 6.103516e-5 GiB |
1x64 KiB 16-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||
|
- Halt State
- Sleep State
Documents
DataSheet
- AMD Duron Processor Model 3 Data Sheet; Publication # 23802; Rev: I; Issue Date: June 2001.
Other
- AMD Duron Processor Model 3 Revision Guide; Publication # 23865; Rev: K; Issue Date: October 2003.
Facts about "Duron 800 (Spitfire) - AMD"
base frequency | 800 MHz (0.8 GHz, 800,000 kHz) + |
bus rate | 200 MT/s (0.2 GT/s, 200,000 kT/s) + |
bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
bus type | FSB + |
clock multiplier | 8 + |
core count | 1 + |
core family | 6 + |
core model | 3 + |
core name | Spitfire + |
core stepping | 0 + |
core voltage | 1.5 V (15 dV, 150 cV, 1,500 mV) + |
core voltage tolerance | 0.1 V + |
cpuid | 630 + |
designer | AMD + |
die area | 100 mm² (0.155 in², 1 cm², 100,000,000 µm²) + |
family | Duron + |
first announced | April 2, 2001 + |
first launched | April 2, 2001 + |
full page name | amd/duron/d800avs1b + |
has feature | Halt State + and Sleep State + |
has locked clock multiplier | true + |
instance of | microprocessor + |
l1$ description | 555 + |
l1$ size | 1 KiB (1,024 B, 9.765625e-4 MiB) + |
l1d$ description | 2-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |
l3$ description | 555 + |
l3$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l4$ description | 555 + |
l4$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
ldate | April 2, 2001 + |
manufacturer | AMD + |
market segment | Desktop + |
max case temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
microarchitecture | K7 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
model number | Duron 800 + |
name | Duron 800 + |
part number | D800AVS1B + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
series | Duron Desktop + |
smp max ways | 1 + |
tdp | 33.2 W (33,200 mW, 0.0445 hp, 0.0332 kW) + |
technology | CMOS + |
thread count | 1 + |
transistor count | 25,000,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |