Edit Values |
Ryzen Embedded V1780B |
|
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | V1780B |
Part Number | YE1780C3T4MFB |
Market | Embedded |
Introduction | December 2018 (announced) December 2018 (launched) |
End-of-life | 2028 (last order) |
Shop | Amazon |
|
Family | Ryzen Embedded |
Series | V1000 |
Frequency | 3,350 MHz |
Turbo Frequency | 3,600 MHz (1 core) |
Clock multiplier | 33.5 |
|
ISA | x86-64 (x86) |
Microarchitecture | Zen |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 4 |
Threads | 8 |
Max Memory | 32 GiB |
|
Max SMP | 1-Way (Uniprocessor) |
|
TDP | 45 W |
cTDP down | 35 W |
cTDP up | 54 W |
Tjunction | 0 °C – 105 °C |
|
Unknown package "amd,socket_fp5" |
Ryzen Embedded V1780B is a 64-bit quad-core embedded x86 microprocessor introduced by AMD in December 2018. This processor is based on AMD's Zen microarchitecture and is fabricated on a GlobalFoundries 14 nm process. The V1780B operates at a base frequency of 3.35 GHz with a TDP of 45 W and a boost frequency of up to 3.6 GHz. This model supports a configurable TDP-down of 35 W and TDP-up of 54 W.
Cache
- Main article: Zen § Cache
[Edit/Modify Cache Info]
|
Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.
|
L1$ | 384 KiB 393,216 B 0.375 MiB
| L1I$ | 256 KiB 262,144 B 0.25 MiB
| 4 × 64 KiB | 4-way set associative | |
---|
L1D$ | 128 KiB 131,072 B 0.125 MiB
| 4 × 32 KiB | 8-way set associative | write-back |
---|
|
---|
| L2$ | 2 MiB 2,048 KiB 2,097,152 B 0.00195 GiB
| | | 4 × 512 KiB | 8-way set associative | write-back |
---|
|
---|
| L3$ | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB
| |
---|
|
Memory controller
[Edit/Modify Memory Info]
|
Integrated Memory Controller
|
Max Type | DDR4-3200 |
---|
Supports ECC | Yes |
---|
Max Mem | 32 GiB |
---|
Controllers | 2 |
---|
Channels | 2 |
---|
Max Bandwidth | 47.68 GiB/s 48,824.32 MiB/s 51.196 GB/s 51,196.01 MB/s 0.0466 TiB/s 0.0512 TB/s
|
---|
Bandwidth |
Single 23.84 GiB/s Double 47.68 GiB/s
|
|
Expansions
This processor supports up to 16 PCIe Gen 3 (8 GT/s) lanes, 8 GFX and 8 GPP lanes in mixed x8/x4/x2/x1 configuration with a maximum of 7 links total. Two GPP lanes can be configured as SATA 3 (6 Gb/s) ports, other alternative functions are 2 × 1/2.5/10 Gigabit Ethernet and NVMe. Six USB ports are available. Four ports support USB 3.1 (10 Gb/s) speeds, two of these support Type-C connectors with DisplayPort Alternate Mode and Power Delivery capability. Two additional ports are USB 3.0 (5 Gb/s) and USB 2.0 compliant, respectively. The following low speed interfaces are available: eMMC 5.0, SD/SDIO 3.0, 2 × UART, 4 × I2C, 2 × SMBus, LPC, SPI/eSPI, I2S/HDA, GPIO.
[Edit/Modify Expansions Info]
|
Expansion Options |
PCIe | Revision: 3.0 | Max Lanes: 16 |
USB | Revision: 3.1 | Max Ports: 4 |
USB | Revision: 3.0 | Max Ports: 1 |
USB | Revision: 2.0 | Max Ports: 1 |
SATA | Revision: 3.0 | Max Ports: 2 |
|
Networking
Graphics
Integrated graphics are not available on this model.
Features
References