From WikiChip
Zen 4 - Microarchitectures - AMD
< amd‎ | microarchitectures
Revision as of 08:07, 23 January 2022 by 24.52.91.178 (talk) (Key changes from {{\\|Zen 3}}: improved grammar)

Edit Values
Zen 4 µarch
General Info
Arch TypeCPU
DesignerAMD
ManufacturerTSMC
Process5 nm
Succession

Zen 4 is a planned microarchitecture being developed by AMD as a successor to Zen 3.

History

Zen 4 on the roadmap.

Zen 4 was first mentioned by Forrest Norrod during AMD's EPYC One Year Anniversary webinar. During the next horizon event which was held on November 6, 2018, AMD stated that Zen 4 was at the design completion phase.

Process Technology

AMD claims that Zen4 is going to be produced on a 5nm node by TSMC.

Codenames

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
Core C/T Target
Genoa Up to 96/192 High-end server multiprocessors
Warhol Up to 20/40 Mainstream to high-end desktops & enthusiasts market processors
Rembrandt Up to 8/16 Mainstream desktop & mobile processors with GPU

Cores using variant Zen 4 uarch:

Core C/T Target
Bergamo Up to 128/128? Cloud multiprocessing (smaller, almost half-size Zen 4c [referred to as “Zen 4D” in leaks] core likely sacrificing AVX-512, L3 and possibly SMT)

Architecture

Little is currently known about the architectural improvements that are being done to Zen 4.

Key changes from Zen 3

New text document.svg This section is empty; you can help add the missing info by editing this page.
  • Raised maximum core/thread count from 64/128 to at least 96/192

(Bergamo supports 128 cores but preliminary data shows a slightly altered architecture featuring cores that take up less space)

  • Improved cache load, write and prefetch from/to register (less latency).
  • Utilizes new AM5 socket and is confirmed to support DDR5 and PCI-E 5.
  • Higher Transistor Density, due to 5nm process
  • Double the L2 cache when compared to Zen 3
  • Capable of higher all-core clockspeeds (shown by AMD to reach 5GHz+ on all cores)

Bibliography

Designers

  • Mike Clark(?), chief architect

Bibliography

See Also

codenameZen 4 +
designerAMD +
full page nameamd/microarchitectures/zen 4 +
instance ofmicroarchitecture +
manufacturerTSMC +
microarchitecture typeCPU +
nameZen 4 +
process5 nm (0.005 μm, 5.0e-6 mm) +