From WikiChip
Ryzen Threadripper 3960X - AMD
< amd‎ | ryzen threadripper
Revision as of 00:52, 8 November 2019 by David (talk | contribs)

Edit Values
Ryzen Threadripper 3960X
General Info
DesignerAMD
ManufacturerTSMC, GlobalFoundries
Model Number3960X
Part Number100-000000010
MarketDesktop
IntroductionNovember 7, 2019 (announced)
November 25, 2019 (launched)
Release Price$1,399.00
ShopAmazon
General Specs
FamilyRyzen Threadripper
Series3900
LockedNo
Frequency3,800 MHz
Turbo Frequency4,500 MHz
Bus rate8 × 16 GT/s
Clock multiplier38
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen 2
ChipsetTRX40
Core NameCastle Peak
Process7 nm, 12 nm
Transistors23,540,000,000
TechnologyCMOS
MCPYes (5 dies)
Word Size64 bit
Cores24
Threads48
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP280 W
Tjunction0 °C – 68 °C
Succession

Ryzen Threadripper 3960X is a 64-bit tetracosa-core high-performance x86 desktop microprocessor introduced by AMD in late 2019. The 3960X, which is based on their Zen+ microarchitecture, is fabricated on TSMC's 7 nm process. The 3960X operates at a base frequency of 3.8 GHz with a TDP of 280 W and a boost of up to 4.5 GHz. This MPU supports up to ? TiB of quad-channel DDR4-3200 memory.


Cache

Main article: Zen 2 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.5 MiB
1,536 KiB
1,572,864 B
L1I$768 KiB
786,432 B
0.75 MiB
24x32 KiB8-way set associative 
L1D$768 KiB
786,432 B
0.75 MiB
24x32 KiB8-way set associative 

L2$12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
  24x512 KiB8-way set associativewrite-back

L3$128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
  8x16 MiB  

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-3200
Supports ECCYes
Max Mem? TiB
Controllers4
Channels4
Max Bandwidth95.37 GiB/s
97,658.88 MiB/s
102.403 GB/s
102,402.758 MB/s
0.0931 TiB/s
0.102 TB/s
Bandwidth
Single 23.84 GiB/s
Double 47.68 GiB/s
Quad 95.37 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 4.0
Max Lanes: 64
Configuration: 3x16+4x4


Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
SMTSimultaneous Multithreading
AMD-ViAMD-Vi (I/O MMU virtualization)
AMD-VAMD Virtualization
TSMETransparent SME
SenseMISenseMI Technology
Boost 2Precision Boost 2
full page nameamd/ryzen threadripper/3960x +
instance ofmicroprocessor +
ldate1900 +