Edit Values
Spring Hill µarch
General Info
Arch Type	NPU
Designer	Intel
Manufacturer	Intel
Introduction	May, 2019
Process	10 nm
Core Configs	2
PE Configs	8, 10, 12
Cache
L3 Cache	3 MiB/Slice

Spring Hill is a 10 nm microarchitecture designed by Intel for their inference neural processors. Spring Hill was developed by the Israel Haifa Development Center (IDC).

Spring Hill-based products are branded as the NNP-I 1000 series.

Process technology

Spring Hill NPUs are fabricated on Intel's 10 nm process.

Architecture

This section is empty; you can help add the missing info by editing this page.

Block Diagram

SoC Overview

This section is empty; you can help add the missing info by editing this page.

Sunny Cove Core

See Sunny Cove § Block diagram.

Inference Engine (ICE)

This section is empty; you can help add the missing info by editing this page.

Memory Organization

This section is empty; you can help add the missing info by editing this page.

Overview

This section is empty; you can help add the missing info by editing this page.

Inference Engine (ICE)

This section is empty; you can help add the missing info by editing this page.

Board

This section is empty; you can help add the missing info by editing this page.

Die

• 10 nm process
• 8,500,000,000 transistors
• 239 mm² die size

Bibliography

• Intel, IEEE Hot Chips 30 Symposium (HCS) 2018.

See also

• Spring Crest