From WikiChip
Mongoose 2 (M2) - Microarchitectures - Samsung
Edit Values | |
Mongoose 2 µarch | |
General Info | |
Arch Type | CPU |
Designer | Samsung |
Manufacturer | Samsung |
Process | 10 nm |
Pipeline | |
OoOE | Yes |
Speculative | Yes |
Reg Renaming | Yes |
Decode | 4-way |
Instructions | |
ISA | ARMv8 |
Cache | |
L1I Cache | 64 KiB/core 4-way set associative |
L1D Cache | 32 KiB/core 8-way set associative |
L2 Cache | 2 MiB/cluster 16-way set associative |
Succession | |
Mongoose 2 (M2) is an ARM microarchitecture designed by Samsung for their consumer electronics serving as a successor to the Mongoose 1.
Process Technology
M2 was fabricated on Samsung's first generation 14LPE (Low Power Early) process.
Compiler support
Compiler | Arch-Specific | Arch-Favorable |
---|---|---|
GCC | -march=armv8-a+crypto |
-mtune=exynos-m1
|
Architecture
Key changes from Mongoose 1
![]() |
This section is empty; you can help add the missing info by editing this page. |
Facts about "Exynos M2 - Microarchitectures - Samsung"
codename | Mongoose 2 + |
core count | 4 + |
designer | Samsung + |
first launched | February 23, 2017 + |
full page name | samsung/microarchitectures/m2 + |
instance of | microarchitecture + |
instruction set architecture | ARMv8 + |
manufacturer | Samsung + |
microarchitecture type | CPU + |
name | Mongoose 2 + |
phase-out | 2018 + |
pipeline stages | 14 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |