Template:mpu Atom C3808 is a 64-bit dodeca-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3808, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 2 GHz with a TDP of 25 W. The C3808 supports up to a dual-channel of 256 GiB of DDR4-2133 ECC memory.

Cache

Main article: Goldmont § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 672 KiB 688,128 B 0.656 MiB L1I$ 384 KiB 393,216 B 0.375 MiB 12x32 KiB 8-way set associative write-back L1D$ 288 KiB 294,912 B 0.281 MiB 12x24 KiB 6-way set associative write-back L2$ 12 MiB 12,288 KiB 12,582,912 B 0.0117 GiB     6x2 MiB 16-way set associative write-back