Edit Values |
Cavium CN5830-900 EXP |
![octeon plus chip.png](/w/images/thumb/f/f8/octeon_plus_chip.png/200px-octeon_plus_chip.png) |
|
Designer | Cavium |
Manufacturer | TSMC |
Model Number | CN5830-900 EXP |
Part Number | CN5830-900BG1521-EXP |
Market | Network |
Introduction | October 9, 2006 (announced) February, 2007 (launched) |
|
Family | OCTEON Plus |
Series | CN58xx |
Frequency | 900 MHz |
|
ISA | MIPS64 (MIPS) |
Microarchitecture | cnMIPS |
Process | 90 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 4 |
Threads | 4 |
|
Max SMP | 1-Way (Uniprocessor) |
|
Package | FCBGA-1521 (BGA) |
Ball Count | 1521 |
Interconnect | BGA-1521 |
|
CN5830-900 EXP is a 64-bit quad-core MIPS network microprocessor designed by Cavium and introduced in 2007. This processor, which incorporates four cnMIPS cores, operates at 900 MHz and supports up to DDR2-800 ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of various software such as RegEx, compression/decompression, and TCP acceleration.
Cache
- Main article: cnMIPS § Cache
[Edit/Modify Cache Info]
![hierarchy icon.svg](/w/images/thumb/e/e4/hierarchy_icon.svg/75px-hierarchy_icon.svg.png) |
Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.
|
L1$ | 192 KiB 196,608 B 0.188 MiB
| L1I$ | 128 KiB 131,072 B 0.125 MiB
| 4x32 KiB | 64-way set associative | |
---|
L1D$ | 64 KiB 65,536 B 0.0625 MiB
| 4x16 KiB | 64-way set associative | |
---|
|
---|
| L2$ | 2 MiB 2,048 KiB 2,097,152 B 0.00195 GiB
| | | 1x2 MiB | 8-way set associative | |
---|
|
---|
|
Memory controller
[Edit/Modify Memory Info]
![ram icons.svg](/w/images/thumb/a/af/ram_icons.svg/75px-ram_icons.svg.png) |
Integrated Memory Controller
|
Max Type | DDR2-800 |
---|
Supports ECC | Yes |
---|
Controllers | 1 |
---|
Channels | 1 |
---|
Width | 128 bit |
---|
Max Bandwidth | 11.92 GiB/s 12,206.08 MiB/s 12.799 GB/s 12,799.003 MB/s 0.0116 TiB/s 0.0128 TB/s
|
---|
Bandwidth |
Single 11.92 GiB/s
|
|
Expansions
Networking
Hardware Accelerators
Block diagram
Datasheet