From WikiChip
CN5740-900 SP - Cavium
Edit Values | |||||||||
Cavium CN5740-900 SP | |||||||||
![]() | |||||||||
General Info | |||||||||
Designer | Cavium | ||||||||
Manufacturer | TSMC | ||||||||
Model Number | CN5740-900 SP | ||||||||
Part Number | CN5740-900BG1217-SP | ||||||||
Market | Storage | ||||||||
Introduction | Jun 26, 2007 (announced) August, 2007 (launched) | ||||||||
General Specs | |||||||||
Family | OCTEON Plus | ||||||||
Series | CN57xx | ||||||||
Frequency | 900 MHz | ||||||||
Microarchitecture | |||||||||
ISA | MIPS64 (MIPS) | ||||||||
Microarchitecture | cnMIPS | ||||||||
Process | 90 nm | ||||||||
Technology | CMOS | ||||||||
Word Size | 64 bit | ||||||||
Cores | 8 | ||||||||
Threads | 8 | ||||||||
Multiprocessing | |||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||
Packaging | |||||||||
|
CN5740-900 SP is a 64-bit octa-core MIPS storage processor (SP) designed by Cavium and introduced in 2007. This processor, which incorporates eight cnMIPS cores, operates at 900 MHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, networking, TCP & QoS acceleration.
Contents
Cache
- Main article: cnMIPS § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions
![]() |
Expansion Options
|
|||||||||||
|
Networking
Interface options:
- 8-lanes PCIe + 8-lanes PCIe
- 8-lanes PCIe + 4 lanes PCIe + 4x [SGMII OR XAUI]
- 2x [4-lanes PCIe] + 2x [4x SGMII OR XAUI]
![]() |
Networking
|
|||||
|
Hardware Accelerators
[Edit/Modify Accelerators Info]
![]() |
Hardware Accelerators
|
|||||||||||||||||
|
Block diagram
Datasheet
Facts about "CN5740-900 SP - Cavium"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | CN5740-900 SP - Cavium#io + |
has ecc memory support | true + |
has hardware accelerators for data compression | true + |
has hardware accelerators for data decompression | true + |
has hardware accelerators for network quality of service processing | true + |
has hardware accelerators for tcp packet processing | true + |
has hardware raid 5 support | true + |
has hardware raid 6 support | true + |
l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 8 + |
supported memory type | DDR2-800 + |