Edit Values
Cavium CN5734-600 SP
General Info
Designer	Cavium
Manufacturer	TSMC
Model Number	CN5734-600 SP
Part Number	CN5734-600BG1217-SP
Market	Storage
Introduction	Jun 26, 2007 (announced) August, 2007 (launched)
General Specs
Family	OCTEON Plus
Series	CN57xx
Frequency	600 MHz
Microarchitecture
ISA	MIPS64 (MIPS)
Microarchitecture	cnMIPS
Process	90 nm
Technology	CMOS
Word Size	64 bit
Cores	6
Threads	6
Multiprocessing
Max SMP	1-Way (Uniprocessor)
Electrical
Power dissipation	10 W
Packaging
Package FCBGA-1217 (BGA) Dimension 40 mm x 40 mm Ball Count 1217 Interconnect BGA-1217

CN5734-600 SP is a 64-bit hexa-core MIPS storage processor (SP) designed by Cavium and introduced in 2007. This processor, which incorporates six cnMIPS cores, operates at 600 MHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, networking, TCP & QoS acceleration.

Cache

Main article: cnMIPS § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 288 KiB 294,912 B 0.281 MiB L1I$ 192 KiB 196,608 B 0.188 MiB 6x32 KiB     L1D$ 96 KiB 98,304 B 0.0938 MiB 6x16 KiB     L2$ 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB     1x1 MiB

Memory controller

[Edit/Modify Memory Info]

	Integrated Memory Controller
	Max Type DDR2-800 Supports ECC Yes Controllers 1 Channels 2 Width 64 bit Max Bandwidth 11.92 GiB/s 12,206.08 MiB/s 12.799 GB/s 12,799.003 MB/s 0.0116 TiB/s 0.0128 TB/s Bandwidth Single 5.96 GiB/s Double 11.92 GiB/s

Expansions

[Edit/Modify Expansions Info]

	Expansion Options
	PCIe Revision 1.0 Max Lanes 8 Configs x4, x8 UART GP I/O Yes

Networking

Interface options:

• 8-lanes PCIe + 8-lanes PCIe
• 8-lanes PCIe + 4 lanes PCIe + 4x [SGMII OR XAUI]
• 2x [4-lanes PCIe] + 2x [4x SGMII OR XAUI]

[Edit/Modify Network Info]

	Networking
	MII XAUI Yes (Ports: 1) SGMII Yes (Ports: 4)

Hardware Accelerators

[Edit/Modify Accelerators Info]

	Hardware Accelerators
	Networking TCP Yes QoS Yes Compression Compression Yes Decompression Yes RAID RAID 5 Yes RAID 6 Yes

Block diagram

Datasheet

• OCTEON CN57XX Processors Product Brief