-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Am2016 - Ambric
< ambric | am2000
Revision as of 14:16, 13 December 2017 by ChippyBot (talk | contribs) (Bot: switching template from {{mpu}} to a more generic {{chip}})
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Edit Values | |
Am2016 | |
General Info | |
Designer | Ambric |
Model Number | Am2016 |
Part Number | Am2016 |
Market | Embedded |
Introduction | November 15, 2007 (announced) November 15, 2007 (launched) |
End-of-life | 2012 (last order) 2012 (last shipment) |
General Specs | |
Family | Am2000 |
Series | Gen 2 |
Locked | No |
Frequency | 350 MHz |
Bus speed | 100 MHz |
Clock multiplier | 3.5 |
Microarchitecture | |
Microarchitecture | Ambric |
Process | 130 nm |
Technology | CMOS |
Word Size | 32 bit |
Cores | 120 |
Max Memory | 4 GiB |
Am2016 was an MPPA introduced in late 2007 by Ambric. This model was made of roughly 16 Brics arranged as a grid, making up a total of 120 32-bit RICS-like cores operating asynchronously at 1-350 MHz.
Architecture
- Main article: Am2000 § Architecture
The Am2016 is made of 16 homogeneous 'Brics' laid out in a grid to form 120 cores.
General layout:
- 16x Brics
Memory controller
Integrated Memory Controller | |
Type | DDR2-400 |
Controllers | 2 |
Channels | 1 |
Max memory | 4 GiB |
Expansions
- PCIe
- JTAG
- 128x GPIO @ 100 MHz
- serial flash