Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Turion 64 - AMD
< amd
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
| Turion 64 | |
| |
| Developer | AMD |
| Manufacturer | AMD |
| Type | Microprocessors |
| Introduction | 2005 (announced) 2005 (launch) |
| Architecture | Performance mobile x86-64 chips |
| ISA | x86-64 |
| µarch | K8 |
| Word size | 64 bit 8 octets
16 nibbles |
| Process | 90 nm 0.09 μm
9.0e-5 mm |
| Technology | CMOS |
| Clock | 1,600 MHz-2,400 MHz |
| Socket | Socket 754, Socket S1 |
| Succession | |
| ← | → |
| Mobile Athlon 64 | Turion 64 X2 |
Turion 64 was a family of 64-bit x86 single-core microprocessors designed by AMD for the performance mobile segment and introduced in 2005.
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/turion_64&oldid=27591"
Facts about "Turion 64 - AMD"
| designer | AMD + |
| first announced | 2005 + |
| first launched | 2005 + |
| full page name | amd/turion 64 + |
| instance of | microprocessor family + |
| instruction set architecture | x86-64 + |
| main designer | AMD + |
| manufacturer | AMD + |
| microarchitecture | K8 + |
| name | Turion 64 + |
| process | 90 nm (0.09 μm, 9.0e-5 mm) + |
| socket | Socket S1 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |