-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
K5 - AMD
< amd
AMD K5 | |
![]() | |
K5-200 | |
Developer | AMD |
Manufacturer | AMD |
Type | Microprocessors |
Introduction | October 24, 1994 (announced) March 27, 1996 (launch) |
Production | 1996 |
Architecture | Pentium-compatible superscalar microprocessors |
ISA | IA-32 |
µarch | K5 |
Word size | 32 bit 4 octets
8 nibbles |
Process | 500 nm 0.5 μm , 350 nm5.0e-4 mm 0.35 μm
3.5e-4 mm |
Technology | CMOS |
Clock | 75 MHz-133 MHz |
Package | SPGA-296 |
Socket | Socket 5, Socket 7 |
Succession | |
← | → |
Am5x86 | K6 |
K5 was a family of microprocessors designed by AMD and introduced in 1996. K5 models directly rivaled Intel's Pentium processors. These processors were based AMD's K5 Microarchitecture which was their first x86 microarchitecture to be designed in-house from the ground up without licensing or reverse-engineering Intel's architectures.
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k5&oldid=22521"
Facts about "K5 - AMD"
designer | AMD + |
first announced | October 24, 1994 + |
first launched | March 27, 1996 + |
full page name | amd/k5 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + |
main designer | AMD + |
manufacturer | AMD + |
microarchitecture | K5 + |
name | AMD K5 + |
package | SPGA-296 + |
process | 500 nm (0.5 μm, 5.0e-4 mm) + and 350 nm (0.35 μm, 3.5e-4 mm) + |
socket | Socket 5 + and Socket 7 + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |